Hae
Aineistot 1-1 / 1
Exploring Adaptive Implementation of On-Chip Networks
(Turun yliopistoAnnales Universitatis Turkuensis A I 429, 2011-11-25)
As technology geometries have shrunk to the deep submicron regime, the communication delay and power consumption of global interconnections in high performance Multi- Processor Systems-on-Chip (MPSoCs) are becoming a major ...